Principles of rad-tol design

(2) Thin Gate oxides + gate all around layout

• Min-size NMOS layout

• edge less structure minimises eliminates leakage via parasitic edge transistor

• higher capacitance of gate all-around structure improves SEU tolerance

normal layout

all around gate

leakage within transistor eliminated

Previous slide

Next slide

Back to first slide

View graphic version